

The Problem:

When performing sparse matrixvector multiplications, a large amount of CPU time is wasted on moving data around in memory.

Preliminaries: the Cache Model

We assume a simple single-level cache structure. Our cache-oblivious aim will ensure efficiency on multi-level cache architectures.



Assumed is a *k*-way set-associative cache. This means the cache is subdivided into k subcaches of equal size.

Data from RAM is modulomapped in a cache row, while the column is selected by a Least Recently Used (LRU) policy.

Method of attack: Matrix orderings

Various ways of storing sparse matrices result in different cache hit or miss behaviour.

We investigated the Compressed Row Storage (CRS) format, Incremental CRS (ICRS), and Hilbert-ordering.



⁽I)CCS



(I)CRS

Investigation entailed both wallclock measured experiments, as well as running an MV through a custom run-time cache simulator.

We used the simulator to obtain cache statistics for MV runs on L1 and L2 Intel Core 2 caches.





Universiteit Utrecht

Cache-oblivious matrix reordering based on data partitioning for parallelism

- Let us consider sparse matrix-vector (MV) multiplications on matrices stored in Compressed Row Storage (CRS) format.
- ple MV run on a small matrix.





Albert-Jan Yzelman & Rob Bisseling, Dept. of Mathematics, Utrecht University