Shared-memory computing

Albert-Jan Yzelman

19 September 2012



Albert-Jan Yzelman

Caching



Caching



The modulo mapped, or naive, cache (k = 1):

Divide the main memory (RAM) in stripes of size L_S .

The *i*th line in RAM is mapped to the cache line *i* mod *L*:





The 'ideal' cache (k = L):

Instead of a naive modulo mapping, new lines are assigned according to pre-defined policy.

For instance, the 'Least Recently Used (LRU)' policy:

	Req. $x_1,, x_4$		Req. <i>x</i> ₂		Req. x ₅
	<i>x</i> 4		<i>x</i> ₂		<i>X</i> 5
\Rightarrow	<i>x</i> 3	\Rightarrow	<i>x</i> ₄	\Rightarrow	<i>x</i> ₂
	<i>x</i> ₂		<i>x</i> 3		<i>x</i> ₄
	<i>x</i> ₁		x_1		<i>x</i> ₃



$$\begin{pmatrix} a_{00} & a_{01} & a_{02} & a_{03} \\ a_{10} & a_{11} & a_{12} & a_{13} \\ a_{20} & a_{21} & a_{22} & a_{23} \\ a_{30} & a_{31} & a_{32} & a_{33} \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{pmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{pmatrix}$$

Example with k = L = 4:

*x*₀



$$\begin{pmatrix} a_{00} & a_{01} & a_{02} & a_{03} \\ a_{10} & a_{11} & a_{12} & a_{13} \\ a_{20} & a_{21} & a_{22} & a_{23} \\ a_{30} & a_{31} & a_{32} & a_{33} \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{pmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{pmatrix}$$





$$\begin{pmatrix} a_{00} & a_{01} & a_{02} & a_{03} \\ a_{10} & a_{11} & a_{12} & a_{13} \\ a_{20} & a_{21} & a_{22} & a_{23} \\ a_{30} & a_{31} & a_{32} & a_{33} \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{pmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{pmatrix}$$





$$\begin{pmatrix} a_{00} & a_{01} & a_{02} & a_{03} \\ a_{10} & a_{11} & a_{12} & a_{13} \\ a_{20} & a_{21} & a_{22} & a_{23} \\ a_{30} & a_{31} & a_{32} & a_{33} \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{pmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{pmatrix}$$





$$\begin{pmatrix} a_{00} & a_{01} & a_{02} & a_{03} \\ a_{10} & a_{11} & a_{12} & a_{13} \\ a_{20} & a_{21} & a_{22} & a_{23} \\ a_{30} & a_{31} & a_{32} & a_{33} \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{pmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{pmatrix}$$





$$\begin{pmatrix} a_{00} & a_{01} & a_{02} & a_{03} \\ a_{10} & a_{11} & a_{12} & a_{13} \\ a_{20} & a_{21} & a_{22} & a_{23} \\ a_{30} & a_{31} & a_{32} & a_{33} \end{pmatrix} \cdot \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} = \begin{pmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{pmatrix}$$





Realistic caches (1 < k < L):

1 < k < L, combining modulo-mapping and the LRU policy





Realistic cache architectures employ multi-level caching:





L3:

Most architectures employ shared caches:





Albert-Jan Yzelman

Most architectures employ shared caches:



BSP: (4, 2.4GHz, I, g); but Non-Uniform Memory Access (NUMA)!



Albert-Jan Yzelman

Shared-memory computing > Bulk Synchronous Parallel

Bulk Synchronous Parallel





2 Bulk Synchronous Parallel



Some g, l values for different architectures (in ms.):

Processor (p)	1	g
AMD 945e (2)	0.036	0.0004
Intel Q6600 (2)	0.013	0.0003
Intel Q6600 (4)	0.048	0.0005
AMD 945e (4)	0.050	0.0014
Cray T3E (64)	0.052	0.0022

See:

- Rob H. Bisseling, Parallel Scientific Computation: A Structured Approach using BSP and MPI, Oxford University Press, 2004
- Yzelman and Bisseling, An Object-Oriented BSP Library for Multicore Programming, Concurrency and Computation: Practice and Experience 24(5), pp. 533–553 (2012)



MulticoreBSP is a programming language which explicitly uses the BSP model, but applied to shared-memory computers.

It is based on the distributed-memory Oxford BSP library (BSPlib).



• bsp_init(...)
bsp_begin(P)
bsp_end()
bsp_abort()



- bsp_init(...)
 bsp_begin(P)
 bsp_end()
 bsp_abort()
- bsp_nprocs()
 bsp_pid()



- bsp_init(...)
 bsp_begin(P)
 bsp_end()
 bsp_abort()
- bsp_nprocs()
 bsp_pid()
- bsp_sync()



- bsp_init(...)
 bsp_begin(P)
 bsp_end()
 bsp_abort()
- bsp_nprocs()bsp_pid()
- bsp_sync()
- bsp_put(dest_t, source, dest, dest_offset, length)
 bsp_get(src_t, source, source_offset, dest, length)



- bsp_init(...)
 bsp_begin(P)
 bsp_end()
 bsp_abort()
- bsp_nprocs()bsp_pid()
- bsp_sync()
- bsp_put(dest_t, source, dest, dest_offset, length)
 bsp_get(src_t, source, source_offset, dest, length)
- bsp_send(data, dest_PID)
 bsp_qsize()
 bsp_move()



In the case of the inner-product kernel:

```
• P = bsp_nprocs()
     t = \text{new double}[P]
    \alpha = 0
     for i = 0 to x.length do
            add x_i \cdot y_i to \alpha
     for s = 0 to P
            bsp_put(s, \alpha, t, bsp_pid())
     bsp_sync()
\boldsymbol{\Theta} \quad \boldsymbol{\alpha} = \boldsymbol{0}
     for s = 0 to P
            add t_{s} to \alpha
     return \alpha
```



MulticoreBSP defines a new function:

bsp_direct_get, a blocking variant of the normal bsp_get.

This primitive can *potentially* save a superstep, as no explicit synchronisation is necessary after a BSP get.



The shared-memory direct-get variant of the inner-product becomes:

Not that much effect:

$$T_{ ext{inprod}} = 1/r(2p+n/p) + l+gp$$

 $T_{ ext{inprod_sh}} = 1/r(p+n/p) + l+gp$



Alternative programming libraries







3 Alternative programming libraries



One common difference of BSP (and MPI) with dedicated shared-memory libraries,



One common difference of BSP (and MPI) with dedicated shared-memory libraries, is the existence of a shared memory.



One common difference of BSP (and MPI) with dedicated shared-memory libraries, is the existence of a shared memory.

BSP ignores this (except for the direct-get);



One common difference of BSP (and MPI) with dedicated shared-memory libraries, is the existence of a shared memory.

BSP ignores this (except for the direct-get); other systems may explicitly model a shared memory.

However, this opens up the way for some pitfalls.



Input:

- s the current processor ID,
- p the total number of processors (threads),
- n the size of the input vectors.

Output: $x^T y$

- \bullet double $\alpha={\rm 0.0}$
- for i = s to n step p
- $\alpha += x_i y_i$
- $\bullet~{\rm return}~\alpha$



Input:

- s the current processor ID,
- p the total number of processors (threads),
- n the size of the input vectors.

Output: $x^T y$

- double $\alpha = 0.0$
- for i = s to n step p
- $\alpha += x_i y_i$
- return α

Data race!

(For n = p = 2, output can be x_0y_0 , x_1y_1 , or $x_0y_0 + x_1y_1$)



Input:

- s the current processor ID,
- p the total number of processors (threads),
- n the size of the input vectors.

Output: $x^T y$

- double $\alpha[p]$
- for i = s to n step p
- $\alpha_s += x_i y_i$
- return $\sum_{i=0}^{p-1} \alpha_i$



Input:

- s the current processor ID,
- p the total number of processors (threads),
- n the size of the input vectors.

Output: $x^T y$

- double $\alpha[p]$
- for i = s to n step p
- $\alpha_s += x_i y_i$
- return $\sum_{i=0}^{p-1} \alpha_i$

False sharing!

(Various processors access and update the same cache lines)



Input:

- s the current processor ID,
- p the total number of processors (threads),
- n the size of the input vectors.

Output: $x^T y$

- double $\alpha[8p]$ (for architectures with $L_s \leq$ 64 bytes (in which 8 doubles fit)
- for i = s to n step p
- $\alpha_{8s} += x_i y_i$
- return $\sum_{i=0}^{p} \alpha_{8i}$



Input:

- s the current processor ID,
- p the total number of processors (threads),
- n the size of the input vectors.

Output: $x^T y$

- double $\alpha[8p]$ (for architectures with $L_s \leq$ 64 bytes (in which 8 doubles fit)
- for i = s to n step p
- $\alpha_{8s} += x_i y_i$
- return $\sum_{i=0}^{p} \alpha_{8i}$

Inefficient cache use!

(All threads access virtually all cache lines; $\Theta(pn)$ data movement)



Input:

- s the current processor ID,
- p the total number of processors (threads),
- n the size of the input vectors.

Output: $x^T y$

- double $\alpha[8p]$ (for architectures with $L_s \leq$ 64 bytes (in which 8 doubles fit)
- for $i = s \cdot \lceil n/p \rceil$ to $(s+1) \cdot \lceil n/p \rceil$
- $\alpha_{8s} += x_i y_i$
- return $\sum_{i=0}^{p} \alpha_{8i}$

Solution: block distribution

(Now inefficiency only at boundaries; $\mathcal{O}(n+p-1)$ data movement)



Another problem is non-uniform memory access (NUMA). Consider for instance a multiple-socket machine:





If each processor moves data from and to the same memory element, the effective bandwidth is shared.





Solution (?): interleaved allocation





Scalable solution: local allocation with thread pinning



If each processor moves data from and to its own unique memory element, *the bandwidth multiplies with the number of available elements*.



- Data races,
- false sharing,
- inefficient caching.
- inefficiencies due to NUMA;

using BSP you almost automatically avoid these issues.



MulticoreBSP for C is a library and depends only on the POSIX threads extensions and the POSIX real-time extensions, which are available on most modern systems. Hence only the MulticoreBSP header has to be included to enable BSP programming:

```
#include "mcbsp.h"
int main( int argc, char **argv ) {
    bsp_begin( bsp_nprocs() );
    printf( "Hello world from thread %ld!\n", bsp_pid() );
    bsp_end();
}
```

Linking should include the library and dependencies:

```
gcc hello_world.c libmcbsp1.0.0.a -pthread -lrt
```

(This is different from BSPlib or BSPonMPI)



Conclusion

MulticoreBSP for C (and Java) are freely available: http://www.multicorebsp.com

